State-of-the-art detector controller for ESO instruments

Leander H. Mehrgan, Domingo Alvarez, Dietrich Baade, Claudio Cumani, Siegfried Eschbaumer, Gert Finger, Christoph Geimer, Manfred Meyer, Javier Reyes, Jörg Stegmeier, Mirko Todorovic


European Organization for Astronomical Research in the Southern Hemisphere

Introduction

The ESO NGC, New General common Controller, had his first light at the ESO Paranal Observatory in 2012. The controller has evolved over three decades from previous controller generations, namely the ESO IRACE and FIERA detector controllers. NGC is a controller platform which can be adapted and customized for all infrared and optical detectors. Recently NGC has also been deployed in adaptive optics with electron multiplication CCDs and infrared electron avalanche photodiode arrays. Since NGC runs all new detector systems of ESO instruments, a uniform platform is available at the observatory which facilitates operation and maintenance.

NGC structure

The NGC controller is based on the Xilinx FPGA. In comparison to the previous ESO controllers, all digital parts, like RAMs, FIFOs, and the sequencer, are fully implemented in the FPGA, so that less external components are needed. The detector front-end electronics are connected via fiber optic cables to the PCIe card of the PC. Over the same cable commands and data are transferred in a time multiplexing technique.



Development

The NGC architecture is highly adaptable and flexible. Implementation and integration of new technology standards or well developed and optimized industrial components like ADCs/DACs or PCI-express can be done in a relatively short time. Since the NGC team is also directly involved in detector evaluation and development, we often get new ideas like the implementation of sub-pixel and fowler sampling in the FPGA. So we can fine tuning the system by integrating new, better components or adding new functions into both hardware and software. This is why the development of the NGC is always an on-going process.

PCI-express

The NGC-hardware is controlled through a PCI-express interface board providing up to 4 command channels and 4 multiplexed DMA-channels delivering the data through a sustained scatter-gather DMA engine (circular buffer). Currently the implemented hardware is a commercial off-theshelf device from HTG, which has been adapted to the NGC. With the two fiber interfaces we can independently and simultaneously control and readout two different AO camera heads or two NGC front-ends. In addition there is a fiber interface with sFPDP protocol to SPARTA system. We are going to build our own PCI-e hardware, because it will be more compact and will have five fiber optic interfaces, instead of two. With this we were able to use one

Thermacore company were contracted to design a fanless water cooled housing. The final solution is now operational and works very well. The heat from the boards are transferred away by inserting them into conduction frames which are thermally interlocked with the cold inner housing. Thermal foams have been used for a non electrical connection of the boards to the frames. Special wedgelocks allow the best thermal connection between the conduction frames and the cold wall.


Inner fanless


housing

SPARTA

RTD

PCI-e and one PC to readout all 24 CCDS of the MUSE instrument.





Adaptibility and modularity

The NGC controller is a modular, customizable system. Just like Lego blocks we can combine different modules to cover our needs. The FEB module (front-end basic module) generates 16 clocks and 20 biases and also has 4 full differential video channels. The AQ module has 32 differential video channels, of which exists three different versions with different pixel speeds (1, 3, 10 MHz), but all are plug and play compatible. As an example the MUSE instrument uses four front-end racks, each contains six FEB modules. While KMOS has one rack with three FEBs and three AQ-1MHz modules, likewise VISIR two FEBs and four AQ-3MHz modules, So any combination of modules is possible. Even the fiber link bandwidth to the PC can be increased by simply adding more fiber cables which can then be configured through software.



Recently we achieved the best performance with the SAPHIRA MOVP eAPD detector. The ESPRESSO instrument, with largest capacitance ever handled by a controller, had its first light with the NGC.

NGC-software

The NGC-software comprises the DMA and communication-port device driver, high-throughput data acquisition and pre-processing facilities and the full exposure control for scientific operations. The software can be operated as command/database driven or for standalone mode, through a graphical user interface. The data can be visualized in real-time on a quick-look display application. The NGCsoftware includes configuration packages and pixel-processing algorithms for all ESO standard detectors employed for infrared, midinfrared, optical and adaptive optics systems. The software runs on both 32-bit and 64-bit Linux platforms (kernel version 2.6.x). Hard real-time applications can make use of the low-latency DMA device driver developed for the VxWorks RTOS running on the MVME6100 PowerPC architecture.

NGC NGC GUI RTD



Future development

Besides the usual ongoing developments we are also developing a controller prototype to readout the high order wavefront sensor currently being developed for the ELT. For this it is required to read 22 LVDS outputs at 200 MHz in a real time control loop. The firmware is an adaptation of the SCI-NGC and therefore the same control software can be used.

Upgrading the FPGA to a more powerful version with much more integrated logic cells, like the Xilinx Virtex-7, will give us more freedom and efficiency for on board pre-processing.

